

LIN J2602 Transceiver

Features:

- The MCP2003/2003A and MCP2004/2004A are compliant with Local Interconnect Network (LIN) Bus Specifications 1.3, 2.0 and 2.1 and are compliant to SAE J2602
- Support Baud Rates up to 20 kbaud with LIN-Compatible Output Driver
- · 43V Load Dump Protected
- Very Low High Electromagnetic Immunity (EMI) meets Stringent Original Equipment Manufacturers (OEM) Requirements
- Very High Electrostatic Discharge (ESD) Immunity:
 - >20 kV on VBB (IEC 61000-4-2)
 - >14 kV on LBUS (IEC 61000-4-2)
- Very High Immunity to RF Disturbances meets Stringent OEM Requirements
- Wide Supply Voltage, 6.0V-27.0V Continuous
- Extended Temperature Range: -40 to +125°C
- Interface to PIC[®] MCU EUSART and Standard USARTs
- LIN Bus Pin:
 - Internal pull-up resistor and diode
 - Protected against battery shorts
 - Protected against loss of ground
 - High current drive
- · Automatic Thermal Shutdown
- Low-Power mode:
 - Receiver monitoring bus and transmitter off, $(\cong 5 \, \mu A)$




Description:

This device provides a bidirectional, half-duplex communication, physical interface to automotive and industrial LIN systems to meet the LIN Bus Specification Revision 2.1 and SAE J2602. The device is short-circuit and over-temperature protected by internal circuitry. The device has been specifically designed to operate in the automotive operating environment and will survive all specified transient conditions while meeting all of the stringent quiescent current requirements.


MCP200X family members:

- 8-pin PDIP, DFN and SOIC packages:
 - MCP2003, LIN-compatible driver, with WAKE pins, wake-up on falling edge of LBUS
 - MCP2003A, LIN-compatible driver, with WAKE pins, wake-up on rising edge of LBUs
 - MCP2004, LIN-compatible driver, with FAULT/TXE pins, wake-up on falling edge of LBUS
 - MCP2004A, LIN-compatible driver, with FAULT/TXE pins, wake-up on rising edge of


Package Types



MCP2003/2003A Block Diagram



MCP2004/2004A Block Diagram



1.0 DEVICE OVERVIEW

The MCP2003/4/3A/4A devices provide a physical interface between a microcontroller and a LIN bus. These devices will translate the CMOS/TTL logic levels to LIN logic level, and vice versa. It is intended for automotive and industrial applications with serial bus speeds up to 20 kbaud.

LIN Bus Specification Revision 2.1 requires that the transceiver of all nodes in the system is connected via the LIN pin, referenced to ground and with a maximum external termination resistance load of 510Ω from LIN bus to battery supply. The 510Ω corresponds to 1 master and 15 slave nodes.

The VREN pin can be used to drive the logic input of an external voltage regulator. This pin is high in all modes except for Power-Down mode.

1.1 External Protection

1.1.1 REVERSE BATTERY PROTECTION

An external reverse-battery-blocking diode should be used to provide polarity protection (see Example 1-1).

1.1.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 43V transient suppressor (TVS) diode, between VBB and ground, with a 50Ω transient protection resistor (RTP) in series with the battery supply and the VBB pin serve to protect the device from power transients (see Example 1-1) and ESD events. While this protection is optional, it is considered good engineering practice.

1.2 Internal Protection

1.2.1 ESD PROTECTION

For component-level ESD ratings, please refer to the maximum operation specifications.

1.2.2 GROUND LOSS PROTECTION

The LIN Bus specification states that the LIN pin must transition to the recessive state when ground is disconnected. Therefore, a loss of ground effectively forces the LIN line to a high-impedance level.

1.2.3 THERMAL PROTECTION


The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter.

There are two causes for a thermal overload. A thermal shutdown can be triggered by either, or both, of the following thermal overload conditions.

- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

Driving the TXD and checking the RXD pin makes it possible to determine whether there is a bus contention (Rx = low, Tx = high) or a thermal overload condition (Rx = high, Tx = low). After a thermal overload event, the device will automatically recover once the die temperature has fallen below the recovery temperature threshold (see Figure 1-1).

FIGURE 1-1: THERMAL SHUTDOWN STATE DIAGRAM



1.3 Modes of Operation

For an overview of all operational modes, refer to Table 1-1.

1.3.1 POWER-DOWN MODE

In Power-Down mode, everything is off except the wake-up section. This is the lowest power mode. The receiver is off, thus its output is open-drain.

On CS going to a high level or a falling edge on WAKE (MCP2003/MCP2003A only), the device will enter Ready mode as soon as internal voltage stabilizes. Refer to Section 2.4 "AC Specifications" for further information. In addition, LIN bus activity will change the device from Power-down mode to Ready mode; MCP2003/4 wakes-up on a falling edge on LBUS, followed by a low level lasting at least 20 µs. MCP2003A/4A wakes-up on a rising edge on LBUS, followed by a high level lasting 70 µs typically. See Figures 1-2 to 1-5 about remote wake-up. If CS is held high as the device transitions from Power-Down to Ready mode, the device will transition to either Operation or Transmitter Off mode, depending on TXD input, as soon as internal voltages stabilize.

1.3.2 READY MODE

Upon entering the Ready mode, VREN is enabled and the receiver detect circuit is powered up. The transmitter remains disabled and the device is ready to receive data but not to transmit.

Upon VBB supply pin power-on, the device will remain in Ready mode as long as CS is low. When CS transitions high, the device will either enter Operation mode, if TXD pin is held high, or the device will enter Transmitter Off mode, if TXD pin is held low.

1.3.3 OPERATION MODE

In this mode, all internal modules are operational.

The device will go into Power-Down mode on the falling edge of CS. For the MCP2003/4 device, a specific process should be followed to put all nodes into Power-Down mode. Refer to **Section 1.6 "MCP2003/4 and MCP2003A/4A Difference Details"** and Figure 1-6. The device will enter Transmitter Off mode in the event of a Fault condition, such as: thermal overload, bus contention and TXD timer expiration.

The MCP2004/2004A device can also enter Transmitter Off mode if the FAULT/TXE pin is pulled low. The VBB to LBUS pull-up resistor is connected only in Operation mode.

1.3.4 TRANSMITTER OFF MODE

Transmitter Off mode is reached whenever the transmitter is disabled either due to a Fault condition or pulling the FAULT/TXE pin low on the MCP2004/2004A. The Fault conditions include: thermal overload, bus contention, RXD monitoring or TXD timer expiration.

The device will go into Power-Down mode on the falling edge of CS, or return to Operation mode if all faults are resolved and the FAULT/TXE pin on the MCP2004/2004A is high.

FIGURE 1-2: OPERATIONAL MODES STATE DIAGRAM – MCP2003




FIGURE 1-3: OPERATIONAL MODES STATE DIAGRAM – MCP2003A





FIGURE 1-4: OPERATIONAL MODES STATE DIAGRAM – MCP2004







TABLE 1-1: OVERVIEW OF OPERATIONAL MODES

State	Transmitter	Receiver	VREN	Operation	Comments
POR	OFF	OFF	OFF	Check CS, if low then proceed to Ready mode; If high, transitions to either Toff or Operation mode, depending on TxD (2003/A), or TxD and FAULT/TxE (2004/A).	VBB > VBB(MIN) and Internal Supply stable
Ready	OFF	ON	ON	If CS is high level, then proceed to Operation or TXOFF mode.	Bus Off state
Operation	ON	ON	ON	If CS is low level, then proceed to Power-Down; If FAULT/Txe low level, then proceed to Transmitter Off mode.	Normal Operation mode
Power-Down	OFF	Activity Detect	OFF	On CS high level, proceed to Ready mode then proceed to either Operation mode or TXOFF. MCP2003/2003A: Falling edge on WAKE will put the device into Ready mode. MCP2003/MCP2004: falling edge on LIN bus will put the device into Ready mode. MCP2003A/MCP2004A: rising edge on LIN bus will put the device into Ready mode.	Low-Power mode
Transmitter Off	OFF	ON	ON	If CS is low level, then proceed to Power- Down mode; If FAULT/TXE and TXD high, then proceed to Operation mode	FAULT/TXE only available on MCP2004/2004A


1.4 Typical Applications

EXAMPLE 1-1: TYPICAL MCP2003/2003A APPLICATION




- **Note 1:** For applications with current requirements of less than 20 mA, the connection to +12V can be deleted, and voltage to the regulator supplied directly from the VREN pin.
 - 2: ESD protection diode.

EXAMPLE 1-2: TYPICAL MCP2004/2004A APPLICATION



- **Note 1:** For applications with current requirements of less than 20 mA, the connection to +12V can be deleted, and voltage to the regulator supplied directly from the VREN pin.
 - 2: ESD protection diode.

EXAMPLE 1-3: TYPICAL LIN NETWORK CONFIGURATION



1.5 Pin Descriptions

TABLE 1-2: PINOUT DESCRIPTIONS

Pin Name	8-Lead	4x4	MCP2003/2003A	MCP2004/2004A
Pin Name	PDIP, SOIC	DFN	Normal Operation	Normal Operation
RxD	1	1	Receive Data Output (OD), HV tolerant	Receive Data Output (OD), HV tolerant
CS	2	2	Chip Select (TTL), HV tolerant	Chip Select/Local WAKE (TTL), HV tolerant
WAKE (MCP2003/2003A only)	3	3	Wake-up, HV tolerant	Fault Detect Output (OD) Transmitter Enable (TTL)
FAULT/TXE (MCP2004/2004A only)				HV tolerant
TXD	4	4	Transmit Data Input (TTL), HV tolerant	Transmit Data Input (TTL), HV tolerant
Vss	5	5	Ground	Ground
LBUS	6	6	LIN Bus (bidirectional)	LIN Bus (bidirectional)
VBB	7	7	Battery Positive	Battery Positive
VREN	8	8	Voltage Regulator Enable Output	Voltage Regulator Enable Output
EP	_	9	Exposed Thermal Pad. Do not electrically connect or connect to Vss	Exposed Thermal Pad. Do not electrically connect or connect to Vss

Legend: TTL = TTL Input Buffer; OD = Open-Drain Output

1.5.1 RECEIVE DATA OUTPUT (RXD)

The Receive Data Output pin is an open drain (OD) output and follows the state of the LIN pin, except in Power Down mode.

1.5.1.1 RXD Monitoring

The RxD pin is internally monitored. It has to be at a high level (> 2.5V typical) while LBUS is recessive. Otherwise, an internal fault will be created and the device will transition to Transmitter Off mode. On the MCP2004/2004A, the FAULT/TXE pin will be driven low to indicate the Transmitter Off state.

1.5.2 CHIP SELECT (CS)

This is the Chip Select Input pin. An internal pull-down resistor will keep the CS pin low. This is done to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and an I/O initialization sequence. The pin must detect a high level to activate the transmitter. An internal Low-Pass filter, with a typical time constant of 10 μ s, prevents unwanted wake-up (or transition to Power Down mode) on glitches.

If CS = 0 when the VBB supply is turned on, the device goes to Ready mode as soon as internal voltages stabilize, and stays there as long as the CS pin is held low (0). In Ready mode, the receiver is on, and the LIN transmitter driver is off.

If CS = 1 when the VBB supply is turned on, the device will proceed to Operation mode, or TxoFF (refer to Figures 1-2 to 1-5), as soon as internal voltages stabilize.

This pin may also be used as a local wake-up input (refer to Example 1-1). In this implementation, the microcontroller I/O controlling the CS should be converted to a high-impedance input allowing the internal pull-down resistor to keep CS low. An external switch, or other source, can then wake-up both the transceiver and the microcontroller (if powered). Refer to Section 1.3 "Modes of Operation", for detailed operation of CS.

Note: It is not recommended to tie CS high as this can result in the device entering Operation mode before the microcontroller is initialized and may result in unintentional LIN traffic.

1.5.3 WAKE-UP INPUT (WAKE)

This pin is only available on the MCP2003/2003A.

The \overline{WAKE} pin has an internal 800 k Ω pull-up to VBB. A falling edge on the \overline{WAKE} pin causes the device to wake from Power-Down mode. Upon waking, the MCP2003/3A will enter Ready mode.

1.5.4 FAULT/TXE

This pin is only available on the MCP2004/2004A. This pin is bidirectional and allows disabling of the transmitter, as well as fault reporting related to disabling the transmitter. This pin is an open-drain output, with states as defined in Table 1-3. The transmitter is disabled whenever this pin is low ('0'), either from an internal Fault condition or by an external

drive. While the transmitter is disabled, the internal 30 $k\Omega$ pull-up resistor on the LBUs pin is also disconnected to reduce current.

Note:

The FAULT/TXE pin is true ('0') whenever the internal circuits have detected a short or thermal excursion and have disabled the LBUS output driver.

TABLE 1-3: FAULT/TXE TRUTH TABLE

Txp	Rxp	LINBUS	Thermal	FAULT/TXE		
In	Out	I/O	Override	External Input	Driven Output	Definition
L	Н	Vвв	OFF	Н	L	FAULT, TXD driven low, LBUS shorted to VBB (Note 1)
Н	Н	VBB	OFF	Н	Н	ОК
L	L	GND	OFF	Н	Н	ОК
Н	L	GND	OFF	Н	Н	OK , data is being received from LBUS
Х	х	VBB	ON	Н	L	FAULT, Transceiver in thermal shutdown
Х	х	Vвв	х	L	х	NO FAULT, the CPU is commanding the transceiver to turn off the transmitter driver

Legend: x = don't care.

Note 1: The FAULT/TXE is valid after approximately 25 μs after TXD falling edge. This is to eliminate false fault reporting during bus propagation delays.

1.5.5 TRANSMIT DATA INPUT (TXD)

The Transmit Data Input pin has an internal pull-up. The LIN pin is low (dominant) when TXD is low, and high (recessive) when TXD is high.

For extra bus security, TxD is internally forced to '1' whenever the transmitter is disabled regardless of external TxD voltage.

1.5.5.1 TXD Dominant Timeout

If TXD is driven low for longer than approximately 25 ms, the LBUS pin is switched to Recessive mode and the part enters TOFF Mode. This is to prevent the LIN node from permanently driving the LIN Bus dominant. The transmitter is reenabled on TXD rising edge.

1.5.6 GROUND (Vss)

This is the Ground pin.

1.5.7 LIN BUS (LBUS)

The bidirectional LIN Bus pin (LBUS) is controlled by the TXD input. LBUS has a current limited open collector output. To reduce EMI, the edges during the signal changes are slope controlled and include corner rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on the LIN bus, and matches the output signal RXD to follow the state of the LBUS pin.

1.5.7.1 Bus Dominant Timer

The Bus Dominant Timer is an internal timer that deactivates the LBUS transmitter after approximately 25 ms of dominant state on the LBUS pin. The timer is reset on any recessive LBUS state.

The LIN bus transmitter will be reenabled after a recessive state on the LBUS pin as long as CS is high. Disabling can be caused by the LIN bus being externally held dominant, or by TXD being driven low. Additionally, on the MCP2004/2004A, the FAULT pin will be driven low to indicate the Transmitter Off state.

1.5.8 BATTERY (VBB)

This is the Battery Positive Supply Voltage pin.

1.5.9 VOLTAGE REGULATOR ENABLE OUTPUT (VREN)

This is the External Voltage Regulator Enable pin. Open source output is pulled high to VBB in all modes, except Power-Down.

1.5.10 EXPOSED THERMAL PAD (EP)

Do not electrically connect, or connect to Vss.

1.6 MCP2003/4 and MCP2003A/4A Difference Details

The differences between the MCP2003/4 and the MCP2003/4A devices are isolated to the wake-up functionality. The changes were implemented to make the device more robust to LIN bus conditions, outside of the normal operating conditions. The MCP2003/4 will wake-up from Power-Down mode during any LIN falling edge held low longer than 20 μs .

In the case where a LIN system is designed to minimize stand-by current by disconnecting all bus pull-ups resistors (including the external master pull-up resistor to VBB), the original MCP2003/4 could wake-up, if the floating bus drifted to a valid low level. The MCP2003/4A revisions were modified to require a rising edge after a valid low level. This will prevent an undesired system wake-up in this scenario, while maintaining functional capability with the original version.

It should be noted that the original MCP2003/4 meets all LIN transceiver specification requirements and modules can be designed to pass all LIN system requirements. However, when all bus pull-up resistors are disconnected, the MCP2003/4 requires the module designer to write firmware to monitor the LIN Bus after any wake-up event to prevent the transceiver from automatically transitioning from Ready mode to Operational mode.


If the MCP2003/4 is placed into Operational mode, VBB to LBUS pull-up resistor is automatically connected, which will raise the LIN bus to a recessive level; then putting the device to Power-Down mode may cause LBUS to be floating, and thus wake-up all bus nodes. To prevent this, the designer should ensure TXD (MCP2003) or TXE (MCP2004) is held low until valid bus activity is verified (see Figure 1-6). This will ensure the transceiver transitions from Ready mode to Transmitter Off mode, until bus activity can be verified.

In the case of valid bus activity, the transceiver can shift to Operation mode, while if there is no bus activity, the device can be again placed into Power Down. The design practices needed to accomplish this are fully detailed in Tech Brief TB3067 – "MCP2003 Power-Down Mode and Wake-Up Handling in Case of LIN Bus Loss" (DS93067).

The revised MCP2003/4A devices now eliminate the need for firmware to prevent system wide wake-up. The revised devices now require a longer valid bus low (see updated tBDB value in **Section 2.3 "DC Specifications"** and Figure 2-7), which enables a rising edge detect circuit. The device will now only wake-up after a rising edge, following a low longer than tBDB. While the module designer can still hold TXD (MCP2003) or TXE (MCP2004) low during wake-up, to enter Transmitter Off mode from Ready mode, it is not required to prevent an advertent system wake-up.

In addition to the longer tBDB value, the time from wakeup detect to VREN enable is shortened as documented in **Section 2.3 "DC Specifications"**.

FIGURE 1-6: MCP2003/2004 SWITCHING TIMING DIAGRAM FOR THE FORCED POWER-DOWN MODE SEQUENCE



2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RXD, TXD, FAULT/TXE, CS	0.3 to +43V
VIN DC Voltage on WAKE and VREN	-0.3 to +VBB
VBB Battery Voltage, continuous, non-operating (Note 1)	-0.3 to +40V
VBB Battery Voltage, non-operating (LIN bus recessive) (Note 2)	-0.3 to +43V
VBB Battery Voltage, transient ISO 7637 Test 1	200V
VBB Battery Voltage, transient ISO 7637 Test 2a	+150V
VBB Battery Voltage, transient ISO 7637 Test 3a	300V
VBB Battery Voltage, transient ISO 7637 Test 3b	+200V
VLBUS Bus Voltage, continuous	18 to +40V
VLBUS Bus Voltage, transient (Note 3)	
ILBUS Bus Short Circuit Current Limit	200 mA
ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) (Note 4)	±8 KV
ESD protection on LIN, VBB, WAKE (IEC 61000-4-2) (Note 4)	
	±8 KV
ESD protection on LIN, VBB (Human Body Model) (Note 5)	±8 KV
ESD protection on LIN, VBB (Human Body Model) (Note 5) ESD protection on all other pins (Human Body Model) (Note 5)	±8 KV ±4 KV ±2 KV
ESD protection on LIN, VBB (Human Body Model) (Note 5) ESD protection on all other pins (Human Body Model) (Note 5) ESD protection on all pins (Charge Device Model) (Note 6)	±8 KV ±4 KV ±2 KV ±200V 150°C

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device, at those or any other conditions above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- Note 1: LIN 2.x compliant specification.
 - 2: SAE J2602 compliant specification.
 - **3:** ISO 7637/1 load dump compliant (t < 500 ms).
 - **4:** According to IEC 61000-4-2, 330 ohm, 150 pF and Transceiver EMC Test Specifications [2] to [4]. For WAKE pin to meet the specification, series resistor must be in place (refer to Example 1-2).
 - 5: According to AEC-Q100-002/JESD22-A114.
 - 6: According to AEC-Q100-011B.
 - 7: According to AEC-Q100-003/JESD22-A115.

2.2 Nomenclature Used in This Document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown below.

LIN 2.1 Name	Term used in the following tables	Definition
VBAT	not used	ECU operating voltage
Vsup	VBB	Supply voltage at device pin
IBUS_LIM	Isc	Current Limit of driver
VBUSREC	VIH(LBUS)	Recessive state
VBUSDOM	VIL(LBUS)	Dominant state

2.3 DC Specifications

DC Specifications	tions Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 6.0V to 30.0V, TA = -40°C to +125°C						
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Power							
VBB Quiescent Operating Current	IBBQ	_	90	150	μA	Operating Mode, bus recessive (Note 1)	
VBB Transmitter-off Current	Іввто	_	75	120	μA	Transmitter off, bus recessive (Note 1)	
VBB Power-Down Current	IBBPD	_	5	15	μA		
VBB Current with Vss Floating	IBBNOGND	-1	_	1	mA	VBB = 12V, GND to VBB, VLIN = 0-27V	
Microcontroller Interface							
High-Level Input Voltage (TxD, FAULT/TxE)	ViH	2.0	_	30	V		
Low-Level Input Voltage (TxD, FAULT/TxE)	VIL	-0.3	_	0.8	V		
High-Level Input Current (TXD, FAULT/TXE)	Іін	-2.5	_	_	μA	Input voltage = 4.0V	
Low-Level Input Current (TxD, FAULT/TxE)	lıL	-10	_	_	μA	Input voltage = 0.5V	
High-Level Voltage (VREN)	VHVREN	-0.3	_	VBB+0.3	V		
High-Level Output Current (VREN)	IHVREN	-40	_	-10	mA	Output voltage = VBB- 0.5V	
		-125	_	-35		Output voltage = VBB- 2.0V	
High-Level Input Voltage (CS)	VIH	2.0	_	30	V	Through a current limiting resistor	
Low-Level Input Voltage (CS)	VIL	-0.3	_	0.8	V		
High-Level Input Current (CS)	Іін	_	_	10.0	μA	Input voltage = 4.0V	
Low-Level Input Current (CS)	lı∟	_	_	5.0	μA	Input voltage = 0.5V	
Low-Level Input Voltage (WAKE)	VIL	VBB - 4.0V	_	_	V		
Low-Level Output Voltage (RxD)	Vol	_	_	0.4	V	IIN = 2 mA	
High-Level Output Current (RXD)	Іон	-1	_	-1	μΑ	VLIN = VBB, VRXD = 5.5V	

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , TX = 0.4 VREG, VLBUS = VBB).

^{2:} Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

2.3 DC Specifications (Continued)

DC Specifications	DC Specifications Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 6.0V to 30.0V, TA = -40°C to +125°C							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
Bus Interface					•	<u> </u>		
High-Level Input Voltage	VIH(LBUS)	0.6 VBB	_	_	V	Recessive state		
Low-Level Input Voltage	VIL(LBUS)	-8	_	0.4 VBB	V	Dominant state		
Input Hysteresis	VHYS	_	_	0.175 VBB	V	VIH(LBUS) - VIL(LBUS)		
Low-Level Output Current	IOL(LBUS)	40	_	200	mA	Output voltage = 0.1 VBB, VBB = 12V		
High-Level Output Current	IOH(LBUS)	_	_	20	μΑ			
Pull-up Current on Input	IPU(LBUS)	5	_	180	μA	~30 kΩ internal pull-up @ ViH (LBUS) = 0.7 VBB		
Short Circuit Current Limit	Isc	50	_	200	mA	(Note 1)		
High-Level Output Voltage	Voh(LBUS)	0.9 VBB	_	VBB	V			
Driver Dominant Voltage	V_LOSUP	_	_	1.2	V	VBB = 7V, RLOAD = 500Ω		
Driver Dominant Voltage	V_HISUP	_	_	2.0	V	VBB = 18V, RLOAD = 500Ω		
Driver Dominant Voltage	V_LOSUP - 1K	0.6	_	_	V	VBB = 7V, RLOAD = $1 \text{ k}\Omega$		
Driver Dominant Voltage	V_HISUP - 1K	0.8	_	_	V	VBB = 18V, RLOAD = 1 k Ω		
Input Leakage Current (at the receiver during dominant bus level)	IBUS_PAS_DOM	-1	-0.4	_	mA	Driver off, VBUS = 0V, VBB = 12V		
Input Leakage Current (at the receiver during recessive bus level)	IBUS_PAS_REC	_	12	20	μА	Driver off, 8V < VBB < 18V 8V < VBUS < 18V VBUS ≥ VBB		
Leakage Current (disconnected from ground)	lbus_no_gnd	-10	1.0	+10	μA	GNDDEVICE = VBB, 0V < VBUS < 18V, VBB = 12V		
Leakage Current (disconnected from VBB)	IBUS_NO_VBB	_	_	10	μA	VBB = GND, 0 < VBUS < 18V, (Note 2)		
Receiver Center Voltage	VBUS_CNT	0.475 Vвв	0.5 VBB	0.525 VBB	V	VBUS_CNT = (VIL (LBUS) + VIH (LBUS))/2		
Slave Termination	RSLAVE	20	30	47	kΩ			
Capacitance of Slave Node	CSLAVE	_	_	50	pF			

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , TX = 0.4 VREG, VLBUS = VBB).

^{2:} Node has to sustain the current that can flow under this condition; bus must be operational under this condition.

2.4 AC Specifications

AC Characteristics	Electrical (VBB = 6.0V					wise indicated, all limits are specified for C		
Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions		
Bus Interface – Constant Slope Time Parameters								
Slope Rising and Falling Edges	tslope	3.5	_	22.5	μs	7.3V <= V _{BB} <= 18V		
Propagation Delay of Transmitter	ttranspd	_	_	4.0	μs	ttranspd = max (ttranspdr or ttranspdf)		
Propagation Delay of Receiver	trecpd	_	_	6.0	μs	trecpd = max (trecpdr or trecpdf)		
Symmetry of Propagation Delay of Receiver Rising Edge w.r.t. Falling Edge	trecsym	-2.0	_	2.0	μs	trecsym = max (trecpdf – trecpdr) RRXD 2.4 Ω to Vcc, CRXD 20 pF		
Symmetry of Propagation Delay of Transmitter Rising Edge w.r.t. Falling Edge	ttranssym	-2.0	_	2.0	μs	ttranssym = max (ttranspdf - ttranspdr)		
Time to Sample of FAULT/TXE for Bus Conflict Reporting	tfault	-	_	32.5	μs	tFAULT = max (tTRANSPD + tSLOPE + tRECPD)		
Duty Cycle 1 @20.0 kbit/sec		0.396	_		_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.744 x VBB, THDOM(MAX) = 0.581 x VBB, VBB =7.0V - 18V; tBIT = 50 μ s D1 = tBUS_REC(MIN)/2 x tBIT)		
Duty Cycle 2 @20.0 kbit/sec		_	_	0.581	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.284 x VBB, THDOM(MAX) = 0.422 x VBB, VBB =7.6V - 18V; tBIT = 50 μ S D2 = tBUS_REC(MAX)/2 x tBIT)		
Duty Cycle 3 @10.4 kbit/sec		0.417	_	_	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(MAX) = 0.778 x VBB, THDOM(MAX) = 0.616 x VBB, VBB =7.0V - 18V; tBIT = 96 μ s D3 = tBUS_REC(MIN)/2 x tBIT)		
Duty Cycle 4 @10.4 kbit/sec		_	_	0.590	_	CBUS; RBUS conditions: 1 nF; 1 k Ω 6.8 nF; 660 Ω 10 nF; 500 Ω THREC(max) = 0.251 x VBB, THDOM(MAX) = 0.389 x VBB, VBB =7.6V - 18V; tBIT = 96 μ S D4 = tBUS_REC(MAX)/2 x tBIT)		
Wake-up Timing								
Bus Activity Debounce time	tBDB	5		20	μs	MCP2003/2004		
		30	70	125	μs	MCP2003A/2004A		
Bus Activity to VREN on	t BACTVE	35	_	150	μs	MCP2003/2004		
		10	30	90	μs	MCP2003A/2004A		
WAKE to VREN on	twake			150	μs			
Chip Select to VREN on	tcsor	_	_	150	μs	VREN floating		
Chip Select to VREN off	tCSPD	_	_	80	μs	VREN floating		

2.5 Thermal Specifications

Parameter	Symbol	Тур.	Max.	Units	Test Conditions
Recovery Temperature	θ RECOVERY	+140	_	°C	
Shutdown Temperature	θSHUTDOWN	+150	_	°C	
Short Circuit Recovery Time	ttherm	1.5	5.0	ms	
Thermal Package Resistances					
Thermal Resistance, 8L-DFN	θJA	35.7	_	°C/W	
Thermal Resistance, 8L-PDIP	θJA	89.3	_	°C/W	
Thermal Resistance, 8L-SOIC	θЈА	149.5	_	°C/W	


Note 1: The maximum power dissipation is a function of TJMAX, θ JA and ambient temperature T_A. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX - TA) θ JA. If this dissipation is exceeded, the die temperature will rise above 150°C and the device will go into thermal shutdown.

2.6 Typical Performance Curves

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, VBB = 6.0V to 18.0V, TA = $-40^{\circ}C$ to $+125^{\circ}C$.

FIGURE 2-1: TYPICAL IBBQ







FIGURE 2-2: TYPICAL IBBPD



2.7 Timing Diagrams and Specifications

FIGURE 2-4: BUS TIMING DIAGRAM





FIGURE 2-5: CS TO VREN TIMING DIAGRAM










FIGURE 2-7: MCP2003A/4A REMOTE WAKE-UP




3.0 PACKAGING INFORMATION

3.1 Package Marking Information

8-Lead DFN (4x4)




8-Lead PDIP (300 mil)




8-Lead SOIC (150 mil)



Examples:



Examples:



Examples:



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC[®] designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Dual Flat, No Lead Package (MD) - 4x4x0.9 mm Body [DFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-131E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	N		8				
Pitch	е		0.80 BSC				
Overall Height	Α	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3	0.20 REF					
Overall Length	D	4.00 BSC					
Exposed Pad Width	E2	2.60	2.70	2.80			
Overall Width	Е		4.00 BSC				
Exposed Pad Length	D2	3.40	3.50	3.60			
Contact Width	b	0.25	0.30	0.35			
Contact Length	L	0.30	0.40	0.50			
Contact-to-Exposed Pad	K	0.20	-	=			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MD) - 4x4x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.80 BSC		
Optional Center Pad Width	W2			3.60
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		4.00	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.45		

Notes


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2131C

^{1.} Dimensioning and tolerancing per ASME Y14.5M

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	_	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е	1.27 BSC			
Overall Height	Α	i	ı	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	ı	0.50	
Foot Length	L	0.40	ı	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	ı	8°	
Lead Thickness	С	0.17	ı	0.25	
Lead Width	b	0.31		0.51	
Mold Draft Angle Top	α	5°	ı	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2 $\,$

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

NOTES:	
--------	--

APPENDIX A: REVISION HISTORY

Revision F (November 2014)

The following is the list of modifications:

 Updated typical application circuits with values used during ESD tests.

Revision E (October 2013)

The following is the list of modifications:

- Added additional specification for IHVREN in Section 2.3 "DC Specifications".
- 3. Clarified wake-up on LBUS functionality.
- Added RxD monitoring description.

Revision D (December 2011)

The following is the list of modifications:

- Added the MCP2003A and MCP2004A devices and related information throughout the document.
- 6. Updated Figures 1.2, 1.3, 1.4, 1.5, 2.6, 2.7.

Revision C (August 2010)

The following is the list of modifications:

 Updated all references of Sleep mode to Power-Down mode, and updated the Max. parameter for Duty Cycle 2 in Section 2.4 "AC Specifications".

Revision B (July 2010)

The following is the list of modifications:

 Added Section 2.2 "Nomenclature Used in This Document", and added the "Capacitance of Slave Node" parameter to Section 2.3 "DC Specifications".

Revision A (March 2010)

· Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales of fice.}\\$

PART NO.	X	<u>/xx</u>	Exa	mples:	
Device Tem	T perature ange MCP2003: MCP2003T: MCP2003A MCP2003A MCP2004C: MCP2004T: MCP2004A MCP2004A	Package LIN Transceiver, with WAKE pins, wake-up on falling edge of LBUS LIN Transceiver, with WAKE pins, wake-up on falling edge of LBUS (Tape and Reel) (DFN and SOIC only) LIN Transceiver, with WAKE pins, wake-up on rising edge of LBUS LIN Transceiver, with WAKE pins, wake-up on rising edge of LBUS (Tape and Reel) (DFN and SOIC only)	a) b) c) d) e) b) c) d) e)	·	8L-SOIC package Tape and Reel, Extended Temperature, 8L-DFN package Tape and Reel, Extended Temperature, 8L-SOIC package Extended Temperature, 8L-DFN package Extended Temperature, 8L-PDIP package Extended Temperature, 8L-POIP package Tape and Reel, Extended Temperature, 8L-DFN package
Temperature Range	: E = -40°	°C to +125°C			, 0
Package:	Boo P = Pla	stic Dual Flat, No Lead Package - 4x4x0.9mm dy, 8-lead stic Dual In-Line - 300 mil Body, 8-lead stic Small Outline - Narrow 3.90mm Body, 8-lead			

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-803-2

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000

Fax: 86-10-8528-2104
China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588

Fax: 86-23-8980-9500 **China - Hangzhou** Tel: 86-571-8792-8115

Fax: 86-571-8792-8116
China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160

Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Fax: 886-2-2508-0102 **Thailand - Bangkok**Tel: 66-2-694-1351

Fax: 66-2-694-1350

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

EUROPE

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829
France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 Poland - Warsaw

Tel: 48-22-3325737 Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14